Verilog is not mandatory for …
Verilog is not mandatory for the project. The main point is to use an adequate testbench.
Publisert 9. feb. 2011 19:19
- Sist endret 2. juni 2011 22:53
Verilog is not mandatory for the project. The main point is to use an adequate testbench.